EE5324: VLSI Design II

3 Credits

CMOS arithmetic logic units, high-speed carry chains, fast CMOS multipliers. High-speed performance parallel shifters. CMOS memory cells, array structures, read/write circuits. Design for testability, including scan design and built-in self test. VLSI case studies. prereq: [5323, CSE grad student] or dept consent

View on University Catalog

All Instructors

A- Average (3.629)Most Common: A (40%)

This total also includes data from semesters with unknown instructors.

181 students
SWFDCBA

  • 4.84

    /6

    Recommend

  • 4.62

    /6

    Effort

  • 5.39

    /6

    Understanding

  • 5.32

    /6

    Interesting

  • 5.40

    /6

    Activities
      Contribute on our Github

      Gopher Grades is maintained by Social Coding with data from Summer 2017 to Summer 2025 provided by the University in response to a public records request

      Not affiliated with the University of Minnesota

      Privacy Policy